



## N-channel 600 V, 1.38 $\Omega$ typ., 3.5 A MDmesh™ DM2 Power MOSFET in a DPAK package

Datasheet - production data



**Figure 1: Internal schematic diagram**



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>d</sub>	P <sub>TOT</sub>
STD5N60DM2	600 V	1.55 $\Omega$	3.5 A	45 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### Applications

- Switching applications

### Description

This high voltage N-channel Power MOSFET is part of the MDmesh™ DM2 fast recovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary**

Order code	Marking	Package	Packing
STD5N60DM2	5N60DM2	DPAK	Tape and reel

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics .....</b>	<b>4</b>
2.1	Electrical characteristics (curves).....	6
<b>3</b>	<b>Test circuits .....</b>	<b>8</b>
<b>4</b>	<b>Package information .....</b>	<b>9</b>
4.1	DPAK (TO-252) type A package information.....	9
4.2	DPAK (TO-252) type C package information .....	12
4.3	DPAK (TO-252) packing information.....	15
<b>5</b>	<b>Revision history .....</b>	<b>17</b>

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	$\pm 30$	V
$I_D$	Drain current (continuous) at $T_{case} = 25^\circ C$	3.5	A
	Drain current (continuous) at $T_{case} = 100^\circ C$	2	
$I_{DM}^{(1)}$	Drain current (pulsed)	14	A
$P_{TOT}$	Total dissipation at $T_{case} = 25^\circ C$	45	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	40	V/ns
$dv/dt^{(3)}$	MOSFET dv/dt ruggedness	40	
$T_{stg}$	Storage temperature range	-55 to 150	$^\circ C$
$T_j$	Operating junction temperature range		

**Notes:**

(1) Pulse width is limited by safe operating area.

(2)  $I_{SD} \leq 3.5$  A,  $di/dt=400$  A/ $\mu s$ ;  $V_{DS}$  peak <  $V_{(BR)DSS}$ ,  $V_{DD} = 480$  V.(3)  $V_{DS} \leq 480$  V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	2.78	$^\circ C/W$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	50	

**Notes:**(1) When mounted on a 1-inch<sup>2</sup> FR-4, 2 Oz copper board.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
$I_{AR}^{(1)}$	Avalanche current, repetitive or not repetitive	1.7	A
$E_{AS}^{(2)}$	Single pulse avalanche energy	132	mJ

**Notes:**(1) Pulse width limited by  $T_{jmax}$ .(2) Starting  $T_j = 25^\circ C$ ,  $I_D = I_{AR}$ ,  $V_{DD} = 50$  V.

## 2 Electrical characteristics

( $T_{case} = 25^\circ C$  unless otherwise specified)

**Table 5: Static**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	600			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V$			1	$\mu A$
		$V_{GS} = 0 V, V_{DS} = 600 V, T_{case} = 125^\circ C$ (1)			100	
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 25 V$			$\pm 5$	$\mu A$
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10 V, I_D = 1.75 A$		1.38	1.55	$\Omega$

**Notes:**

(1)Defined by design, not subject to production test.

**Table 6: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 100 V, f = 1 MHz, V_{GS} = 0 V$	-	375	-	pF
$C_{oss}$	Output capacitance		-	13	-	
$C_{rss}$	Reverse transfer capacitance		-	0.3	-	
$C_{oss\ eq.}$ (1)	Equivalent output capacitance	$V_{DS} = 0$ to $480 V, V_{GS} = 0 V$	-	21	-	pF
$R_G$	Intrinsic gate resistance	$f = 1 MHz, I_D = 0 A$	-	6.5	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 480 V, I_D = 3.5 A, V_{GS} = 0$ to $10 V$ (see <a href="#">Figure 15: "Test circuit for gate charge behavior"</a> )	-	8.6	-	nC
$Q_{gs}$	Gate-source charge		-	2	-	
$Q_{gd}$	Gate-drain charge		-	5.2	-	

**Notes:**

(1)  $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

**Table 7: Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 V, I_D = 1.75 A$ $R_G = 4.7 \Omega, V_{GS} = 10 V$ (see <a href="#">Figure 14: "Test circuit for resistive load switching times"</a> and <a href="#">Figure 19: "Switching time waveform"</a> )	-	7.2	-	ns
$t_r$	Rise time		-	4.1	-	
$t_{d(off)}$	Turn-off delay time		-	17	-	
$t_f$	Fall time		-	19.8	-	

Table 8: Source-drain diode




Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		3.5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		14	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$ , $I_{SD} = 3.5 \text{ A}$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 3.5 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 60 \text{ V}$ (see <a href="#">Figure 16: "Test circuit for inductive load switching and diode recovery times"</a> )	-	58	70	ns
$Q_{rr}$	Reverse recovery charge		-	109		nC
$I_{RRM}$	Reverse recovery current		-	4		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 3.5 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 60 \text{ V}$ , $T_j = 150 \text{ }^\circ\text{C}$ (see <a href="#">Figure 16: "Test circuit for inductive load switching and diode recovery times"</a> )	-	109		ns
$Q_{rr}$	Reverse recovery charge		-	309		nC
$I_{RRM}$	Reverse recovery current		-	5		A







**Notes:**

(1) Pulse width is limited by safe operating area.

(2) Pulse test: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)




**Figure 8: Capacitance variations****Figure 9: Output capacitance stored energy****Figure 10: Normalized gate threshold voltage vs temperature****Figure 11: Normalized on-resistance vs temperature****Figure 12: Source-drain diode forward characteristics****Figure 13: Normalized V(BR)DSS vs temperature**

### 3 Test circuits


**Figure 14: Test circuit for resistive load switching times**




**Figure 15: Test circuit for gate charge behavior**




**Figure 16: Test circuit for inductive load switching and diode recovery times**




**Figure 17: Unclamped inductive load test circuit**



**Figure 18: Unclamped inductive waveform**



**Figure 19: Switching time waveform**



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

### 4.1 DPAK (TO-252) type A package information

Figure 20: DPAK (TO-252) type A package outline





Table 9: DPAK (TO-252) type A mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
e	2.16	2.28	2.40
e1	4.40		4.60
H	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°


Figure 21: DPAK (TO-252) type A recommended footprint (dimensions are in mm)



FP\_0068772\_22

## **4.2 DPAK (TO-252) type C package information**


**Figure 22: DPAK (TO-252) type C package outline**



**Table 10: DPAK (TO-252) type C mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	2.20	2.30	2.38
A1	0.90	1.01	1.10
A2	0.00		0.10
b	0.72		0.85
b4	5.13	5.33	5.46
c	0.47		0.60
c2	0.47		0.60
D	6.00	6.10	6.20
D1	5.25		
E	6.50	6.60	6.70
E1	4.70		
e	2.186	2.286	2.386
H	9.80	10.10	10.40
L	1.40	1.50	1.70
L1	2.90 REF		
L2	0.90		1.25
L3	0.51 BSC		
L4	0.60	0.80	1.00
L6	1.80 BSC		
θ1	5°	7°	9°
θ2	5°	7°	9°
V2	0°		8°

Figure 23: DPAK (TO-252) recommended footprint (dimensions are in mm)



### 4.3 DPAK (TO-252) packing information

Figure 24: DPAK (TO-252) tape outline




Figure 25: DPAK (TO-252) reel outline




Table 11: DPAK (TO-252) tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	B	1.5	
B1		12.1	C	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	T		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty.		2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
T	0.25	0.35			
W	15.7	16.3			

## 5 Revision history

Table 12: Document revision history

Date	Revision	Changes
05-Jul-2016	1	First release.
17-May-2017	2	Updated <a href="#">Section 1: "Electrical ratings"</a> Added <a href="#">Section 4.2: "DPAK (TO-252) type C package information"</a> . Minor text changes.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved